This project describes scoreboard architecture implementation of a 5-stage pipelined processor, which dynamically schedules the instructions. In dynamic scheduling, the hardware rearranges the instruction execution to reduce stall cycles. The instructions are issued in order but executed out of order, and completed out of order. The fetched instruction is stored in pipe registers at each clock cycle. An instruction will not be issued if a WAW or Structural Hazard exists.