3. Design and Development of Configurable Arbiter

The effectiveness of any system to resolve priority across multiple requests resides in its ability to grant assignment effectively. The bus arbiter ensures that only one bus master at a time is allowed to initiate data transfer. The purpose of this project is to design and develop configurable arbiter where the number of requests can be configurable from 2 to 16. The project also involves developing the configurable arbitration algorithm, such as highest priority or round robin.

Raja Bandi

 raja@lucidvlsi.com

Tel: 994 995 4576

GuestLectures

HITAM, Hyderabad BIET, Hyderabad Vasavi Engineering College, Hyderabad

Success Stories

Mahin Syed Basha : QualComm
Murali Gontela:Synopsys
NavneetKrishnan: Redpine Signals
SuryaKanth Nayak: Xilinx
Somnath: MosChip
Srikanth: MicroSemi,Hyderabad